I. INTRODUCTION
Virtually everyone involved in the design of integrated circuits is aware of the strong push to operate at everdecreasing supply voltages. Many IC companies are manufacturing circuits that operate at 3.3V for low-voltage/lowpower operation such as laptop computers. Now many companies are looking toward operation at even lower supply voltages, even down to lV, in the not-too-distant future.
Given that in a standard CMOS fabrication process most of the important parameters for design (e.g., threshold voltage) wid1 be optimized for operation of digital circuits, without a doubt the possibility of robust analog circuits working down to 1V will require a major paradigm shift in the way we think about design. In this paper we will discuss some ideas for designs that can accommodate operation near V D D = 1V without requiring any special process considerations. In particular, we make the following assumptions:
1. No special fabrication steps are required; in particular, all threshold voltages are dictated by considerations related to the digital circuitry. 2. All MOS transistors operate in strong inversion to allow high speed design (e.g., video/radio frequencies). Low-voltage BJT circuits are already quite common. Designing CMOS analog circuits operating at similar low supply voltages is far more difficult, however, due to some fundamental differences in the behavior of these devices. These differences are illustrated in Table I cuits while retaining sufficient performance parameters is straightforward. The dependence of these parameters on VT for the BJT case, however, is replaced by AV,, for the MOS case, which is of course bias dependent. The minimum supply voltage will be determined by V, + AVGS, which is also bias dependent. Moreover, threshold voltages are unlikely to drop below 0.4 -0.5V even as MOS feature sizes continue to decrease due to constraints from the digital circuitry. Thus there exist significant obstacles to the design of low-voltage, high-performance analog CMOS circuits. These obstacles are exacerbated by the fact that A V G~ is much more sensitive to increases in bias current than VBE, also illustrated in Table I . This fact impacts the low-voltage design of circuits that require adjustable bias currents, such as tunable continuous-time filters.
To illustrate the difficulty of obtaining low-voltage operation of a CMOS circuit, consider the standard CMOS folded-cascode amplifier shown in Fig. l(a) . The output range AV,,, of this circuit is determined by the values of Vo,t for which transistors M7 and Mg stay in the saturation region. In order to simplify this analysis, we assume that the threshold voltage and AV,, are the same for all transistors. In this case, as illustrated by the chart shown in Fig. 1(a) , Vo,t can swing within & + 2 A v~s of either rail. Likewise, the input common-mode swing AVCM is determined by the values of VCM for which transistors M I , Mz and M3 stay in the saturation region. This range is also illustrated in the Fig. l(a) chart. If we now assume that this amplifier is to be used in a unity-gain configuration (this is the most stringent condition with regard to dynamic range), then the overall swing A V AV,,, nAVcM which in this case is AV,,, = V D~-(~V , +~A V G S ) .
Clearly this circuit is not of much use for V D~ < 5V. A well known method for increasing the swing of the folded-cascode amplifier is shown in Fig. l(b) . In this "high-swing" amplifier, the transistors are biased such that V,,t can swing % closer to either rail, as illustrated in the chart shown in Fig. l(b) ; i.e., AV,,, = VDD -4AVcs. Notice that this expression for AV,,, does not involve
DESIGN OF NOVEL LOW-VOLTAGE ANALOG BLOCKS

A . Low-Voltage Current Mirrors
One can show that the voltage-current relation of the stacked-transistor configuration shown in Fig. 2 , where A4 is biased in triode, is given by:
Hence, the stacked-transistor topology with input current ID has the same VGS as that of a diode-connected MOS transistor conducting current ID + (1 + : ) &, . This idea can be used to configure linear current mirrors with reduced input and/or output voltage requirements (e.g. Fig. 3 ). The drawback of the Fig. 3(a) and Fig. 3(b) low-voltage current mirrors is the presence of an offset. An offset-free version of a low-voltage Wilson current mirror is shown in Fig. 3(c) . It has %-independent input and output voltage requirements and output resistance on the order of g,r:. The constraint on the supply voltage for this circuit is given by:
Simulations show that the circuit behaves as a current mir- 
circuit more robust, there is usually a margin of 100 -200mV designed into the circuit. This margin detracts directly from the output swing.
2.
The input stage is % -dependent, thereby making the overall swing V,-dependent. 3. The supply voltage must be at least 2% in order to properly bias all transistors. The following section addresses these disadvantages with 
B. Constant-g, Complementary Input Stage
The underlying reason for the &-dependence of the swing of the Fig. l(b) amplifier is the fact that for sufficient common-mode rejection, a current source is required to bias the input differential pair. It is this transistor that limits the conimon-swing toward the negative rail. To achieve rail-to-rail input swing the use of complementary input stage, with an n-channel and p-channel differential pair driven in parallel (e.g. Fig. 4) has been proposed. If the tail currents are kept constant then this input stage will have a transconductance that varies with the common-mode input, which is very undesirable in an amplifier. However, if all transistors are biased in strong inversion and a constant transconductance is desired, then the relation the effective transconductance of this block is given by:
If this two-stage differential pair is used in a complementary fashion as shown in Fig. 6 , then the overall effective transconductance is given by:
In order to keep g m ( e f f ) constant, all that is needed to keep the sum of two dc currents constant, which requires only simple circuitry [7] , [8] . Notice that no matching of n-channel and p-channel parameters is required.
Notice that the Fig. 5 two-stage input stage has a transconductance that is proportional to the bias current itself, rather than proportional to the square root of the bias current, as with conventional MOS strong-inversion differential pairs. Hence this block is also useful for wide-range tunable applications.
C. Input/Output Swing Alignment Using On-Chip Charge Pump
Although the complementary input stage discussed above is an improvement over previous reported results, there are two problems associated with any kind of complementary input stage. First, a complementary input stage does extend the common-mode swing however the biasing of both differential pairs still constrains VDD > 2l4 + ~A V G S . Second, the nonlinear behavior inherent in such an input stage (i.e., switching between differential pairs) makes it very difficult to accommodate linear operation with a large differential input (e.g., a linear V-I converter). Attempts to design such circuits results in a high amount of complexity [9] . To overcome both of these obstacles, the following technique can be used.
First we observe from Fig. l(b) that A V~M M AVou,. Hence, the limitation on input/output swing is in fact not due to the individual input/output swings, rather the relative alignment of these two ranges. If it could be arranged that the common-mode range is simply shifted down by &, then the two ranges would be aligned, thus giving a much higher overall swing. A technique for shifting the commonmode range is shown in Fig. 7. (The high-swing gain stage is not shown in the Figure. ) The input range is shifted down by & + A V G~ by the source-follower transistors M2.
However, in order t o keep current sources transistors Ms properly biased for common-mode ranges near the positive rail, their sources must be higher than VDD. Assuming that an on-chip clock is available from the digital circuitry, such a voltage can be generated using an on-chip charge pump [lo] . Notice that this charge pump is only required to provide current 21,hift which would typically be quite small. Hence, this charge pump, including the filtering capacitor, could be built entirely on the chip without the requirement of extra pins. Note that since this input stage is based on a simple differential pair, standard linearization techniques, such as source degeneration, can be used.
